arm

Arm Confidential Compute Architecture

An Introduction

David Hsu

The Future is Built on Arm

arm

Semiconductor IP Business

The global leader in the development of licensable compute technology

- R&D outsourcing for semiconductor companies

Focused on freedom and flexibility to innovate

- Technology reused across multiple applications

With a partnership based culture & business model

- Licensees take advantage of learnings from a uniquely collaborative ecosystem

2000+
Active licenses, growing by 100+ every year

600+ licensees
Industry leaders and high-growth start-ups; chip companies and OEMs

230bn+
Arm-based chips shipped to-date

29bn
Arm-based chips shipped in FY2021

arm

70%

of the world's population use Arm processor technology

arm

Strong Industry Trend Towards Confidential Computing

- **Edge Devices:** increasing use of sensitive private data for ML Models (Biometrics, Health, Shopping, Fintech, Behavioural, NLP…)

- **Regulation:** concerns about personal data privacy are *growing* rapidly.
  - GDPR (EU)
  - HIPAA (USA)
  - SHIELD (New York)
  - CCPA (California)

Bank of America, Daimler, and Apple partnering with IBM for confidential computing services

arm

Proliferation of Confidential Compute Solutions

Redhat Enarx

Microsoft OpenEnclave

AWS Nitro Enclaves

Google confidential VMs

Azure Confidential computing

Google Asylo
Google OAK

Baidu MesaTEE
Apache Teaclave

Veracruz
Veraison

Confidential Compute Consortium

- Linux foundation

Members

Premier

arm · 蚂蚁集团 ANT GROUP · HUAWEI · Microsoft · accenture

facebook · Google · intel · RedHat

General

AMD · ByteDance · CYSEC · KINDITE · PHALA NETWORK · AMPERE

Anqlave · cosmian · OASIS LABS · NVIDIA · r3.

anjuna · decentriq · Fortanix · swisscom · vmware

EDGELESS SYSTEMS · MADANA · iExec · CRUST · CISCO · Western Digital · XILINX

Associate

Linaro · MIT Connection Science · IoTeX · CONFIDENTIAL COMPUTING CONSORTIUM

arm

Hardware-backed Isolation for All Workloads

Mobile / PC / DTV

- Social Media
- Email
- Browsing
- Content Protection
- OS Services
- Enterprise Apps
- Health / Fitness Apps

IoT

- Machine Learning
- Ambient Compute

Cloud

- Tenant 1
- Tenant n

Edge Compute

- Machine Learning
- Multi-Vendor Environment

Automotive

- OEM Apps
- Personal Data
- Autonomous Driving
- Content Protection

High end Wearables

- Health
- SmartKey
- Fitness
- Medical

arm

Arm Confidential Compute Architecture

Introduced as supplement and optional in Armv9.2-A

Driven by the expanding need to ensure privacy and security while harnessing data in ever more powerful ways

Confidential Compute Architecture (Arm CCA) was announced in March 2021 and first specs publicly released in June 2021.

Arm CCA protects all data and code wherever computing happens

Protects data in-use by preventing privileged **access** to the resources, whilst retaining the right to **manage** them

arm

Confidential Compute in Arm

Confidential Computing is the protection of data *in use,* by performing computation in a hardware-based secure environment, to shield portions of code and data from access or modification, **even from privileged software**.

Arm architecture isolation technologies that enable confidential compute

TrustZone®

- Protected from Host OS/Hypervisor
- Platform security use cases for SiP + OEM
- Specific tool chains/Trusted OS
- Limited resource

Virtualization

- Can be used to protect from host primary OS kernel
- Standard OS development
- Limited only by available memory

S-EL2 Virtualization

- Complementary to first two
- Improves modularity and isolation in TrustZone

NEW - Arm CCA

- Protects from host OS/Hyp/TrustZone
- Standard OS development
- Limited only by available memory

Confidential compute on Arm happening across the ecosystem

arm

# Arm Confidential Compute Architecture – Overview

Requirements

1. Secure execution environment that isolates content from more privileged SW:
Host OS / Hypervisor, or TrustZone

2. Scale: There should be no specific limits on resources for these environments

3. Standard OS agnostic programming model –
no platform specific drivers / toolchains

4. Attestable

Architecture

1. **Armv9-A Realm Management Extension** (FEAT_RME) introduces **Realms** and new isolation boundaries so that Realm content cannot be accessed by other Realms,
by Host OS / Hypervisor, or by TrustZone

2. Dynamic memory: available memory dynamically moved between Realms or other use, e.g regular processes / VMs

3. Standard ABI to manage Realms

4. System HW architecture and standard ABI specifications to support attestation for Realms

arm

Realms at the Virtual Machine Level

- Realms are supported at the virtual machine (VM) level
  - Very similar to AMD SEV-SNP / Intel TDX

- Hypervisor manages the resources of a Realm VM (memory, scheduling), but cannot access those resources

- Memory is protected in two ways:
  - Isolation: invalid accesses result in faults
    e.g. Hypervisor access of Realm memory causes a fault to that hypervisor
  - Encryption: mainly for reboot attacks

- Protection covers device DMA and processors

arm

Realm Threat Model

Confidentiality	Mitigated by
Hypervisor/Kernel/Secure world read private Realm memory or register state	Arch
Device DMA reads private Realm memory or register state	Arch

Integrity	
Hypervisor/Kernel/Secure world modifies private Realm memory or register state Examples: • Modify saved context • Writing to Realm pages • Memory remapping or aliasing	Arch
Device DMA modifies private Realm memory or register state	Arch

Availability	
Denial of service to a Realm – it is scheduled by OS/Hyp	⊘
Realm mounts a DoS attack on the hypervisor	Arch

Indirect SW attacks	Mitigated by
Known SW error injection – E.g.: Rowhammer, CLKSCREW	Arch Realm
Known side channels E.g.: Spectre / Meltdown	Arch Realm

Direct HW attacks	
Physical DRAM probe and replay	HW

Arch — Mitigated by Arm CCA (processor/SMMU/system and FW)

HW — Mitigation requires additional HW

Realm — SW in the Realm has the tools to protect itself

⊘ — Not mitigated

arm

arm

Arm CCA
Hardware Architecture

Realm Management Extension (RME)

Arm Architecture

Non-secure

EL0

EL1

EL2

VM1

App   App

OS Kernel

Hypervisor

Like most architectures, we provide different levels of privilege

- EL0: User mode

- EL1: Kernel mode

- EL2: Hypervisor mode

There are two stages of address translation:

- Stage 1 to translate VA → IPA (Intermediate Physical Address, a.k.a. Guest Physical Address)

- Stage 2 to translate IPA → PA

Note:

- Armv8.1 introduced the Virtual Host Extensions that supports running the kernel in EL2

- This is how Linux/KVM is run in many deployments today

arm

Arm CCA Hardware Architecture – TrustZone

Non-secure

Secure

	Non-secure	Secure
EL0	VM1, App, App	TA, TA
EL1	OS Kernel	TOS, Secure Partition
EL2	Hypervisor	SPM
EL3	Monitor	

Security State/PA space	Non-Secure PA	Secure PA
Non-secure	Allow	Block
Secure	Allow	Allow

- Two physical address spaces: Secure and Non-Secure

- At any point in time a processor can be in one of two security states: Secure or Non-Secure
  - Orthogonal to Exception level
    e.g a processor can be in Non-Secure-EL1 or Secure EL1

- Isolation boundaries based on security state

- EL3: monitor mode - used mainly to switch between security states

- No architectural mechanism to dynamically move memory /devices between Secure and Non-Secure PA
  - Memory for Secure PA is typically statically carved out

- TrustZone typically used by device vendors to provide platform security use case – includes processor and device support

arm

# Arm CCA Hardware Architecture – What Does RME Add?

RME adds another two security states and physical address spaces

- Realm: new space for confidential compute
  - Realm VMs run in Realm state, but are managed from Non-secure state
  - Realm VMs can access their own private Realm physical address space, and share data via Non-secure physical address space
  - Secure and Realm are mutually distrusting
- Root: EL3 FW gets its own private address space

Security State/PA space	Non-Secure PA	Secure PA	Realm PA	Root PA
Non-secure	Allow	Block	Block	Block
Secure	Allow	Allow	Block	Block
Realm	Allow	Block	Allow	Block
Root	Allow	Allow	Allow	Allow

arm

Arm CCA Hardware Architecture – What Does RME Add?

Realm

Non-secure

Secure

Root

|										
EL0	App	App	R V M 1	R V M 2	V M 1	App	App	T A	T A	
EL1	Kernel	Kernel				OS Kernel		TOS	Secure Partition	
EL2	RMM		Hypervisor					SPM		
EL3	Monitor									

- Memory can move between physical address spaces **dynamically**

- **Granule Protection Table (GPT):** new data structure that determines the current physical address space of a page

- GPT is controlled by the monitor in EL3

- **Granule Protection Check (GPC)**: HW checks GPT on an access and faults invalid accesses
  - Faults in illegal accesses routable to EL2
  - Faults due to broken configuration go to EL3

- HW isolation between components in a security state uses page tables as before
  - Realm-to-Realm separation is based on page tables

- Root, Realm and Secure use encrypted memory
  - Boot ephemeral keys per address space and address tweak

Security State/PA space	Non-Secure PA	Secure PA	Realm PA	Root PA
Non-secure	Allow	Block	Block	Block
Secure	Allow	Allow	Block	Block
Realm	Allow	Block	Allow	Block
Root	Allow	Allow	Allow	Allow

arm

Arm CCA System Concepts

Arm CCA System Concepts

CPU 0
- MMU
- GPC
- L1I$
- L1D$

CPU 1
- MMU
- GPC
- L1I$
- L1D$

L2$

A **Granule Protection Check** checks *Access* attributes against the *Physical Granule's* attributes

Stored in the Granule Protection Table

DMA

SMMU
- GPC

System Bus

Memory ctlr

DRAM

arm

Arm CCA System Concepts

CPU 0
MMU
GPC
L1I$ L1D$

CPU 1
MMU
GPC
L1I$ L1D$

L2$

DMA

SMMU
GPC

System Bus

Memory ctlr
MPE

Per Physical Address Space + address tweak encryption

DRAM

arm

Arm CCA System Concepts

Page table and GPT isolation plaintext Data

Encrypted per Physical Address Space

CPU 0
MMU
GPC
L1I$ L1D$

CPU 1
MMU
GPC
L1I$ L1D$

L2$

DMA

SMMU
GPC

System Bus

Memory ctlr   **MPE**

Per Physical Address Space + address tweak encryption

DRAM

arm

Arm Confidential Compute Architecture

Confidential compute for 3rd parties

Hypervisor-based security, owns resources and scheduling

TrustZone with dynamic memory 1st party use cases

Realm

App	App
OS Kernel	

Non-secure

App	App
OS Kernel	

Device VM (GPU)

App | App

OS Kernel

Hypervisor

Secure

TA | TA

TOS | Secure Partition

Secure Device VM

SPM

Monitor

0x000...
Realm Physical Address Space
0xFFFF....

Non-Secure Physical Address Space

Secure Physical Address Space
0x000...
0xFFFF....

- Arm CCA adds a new environment for 3rd party confidential compute: **Realm world**
- By isolating Realms into their own private Realm World, system wide security analysis is greatly simplified
- With Arm CCA, memory can move dynamically between worlds
- Hypervisor owns management of resources

arm

Arm CCA = RME Hardware + CCA Firmware

Realm Management Monitor (RMM)

- Manages Realm execution environment and inter-Realm isolation
- Allows Non-secure host to create, schedule and manage Realms

Monitor manages

- Context switching CPU execution between security states
- Memory access permissions

Realm state *Non-secure state* *Secure state*

EL0	Realm / Realm software	Hosting environment	T A	T A	Secure Service
EL1			TOS		
EL2	RMM			SPM	
EL3	Monitor				
	Hardware				

Hardware provides isolation primitives

- Additional processor security states
- Memory access control

arm

Published Arm CCA Resources

Enabling system level software developers

- Publicly released specs
  - https://developer.arm.com/armcca

- Joint Arm / Linaro Tech Event on 23rd June 2021
  - Videos at https://connect.linaro.org/resources/arm-cca/

- Confidential specs
  - Device Assignment (DA) - beta
  - Realm Management Monitor (RMM) - alpha
  - Memory Encryption Contexts (MEC) - alpha
  - https://arm.causewaynow.com/

- FOSDEM talk 5th Feb 2022
  - https://fosdem.org/2022/schedule/event/tee_arm_cca/

arm

arm

Backup Slides

Arm CCA ISA Impacts

New system instructions are introduced to be used by the monitor when it updates the GPT:

- Data Cache Clean/Invalidate to the PoPA
  - The architecture introduces a point of physical aliasing above which cache lines are tagged with the Physical Address Space they reside in
  - The instruction guarantees that no copies of a PA tagged with a Physical Address Space are above the PoPA

- TLB invalidation for GPT caching:
  - GPT association of a page with a physical address space is cacheable in TLBs – A TLB invalidation instruction is added to invalidate the association

Execution and data prediction restriction system instructions extended with new security states - CFP RCTX, CPP RCTX, DVP RCTX

Architectural State Impacts

To keep HW simple most state is reused and replicated across Security States

- Configuration changes:
  - Added two Root registers for Granule Protection Table base address and configuration

- Granule Protection Check faults - treated similar existing MMU faults
  - Additional syndrome information (for loads/stores but also trace/sample profiling)
  - Routing of Granule protection faults

- Fields that represent Security state or Physical address space extended with new encodings
  - Mainly affects self hosted and external debug, trace, performance monitoring and sample profiling

arm

MMU Impacts

- The Physical Address Space of an access is derived from the output of MMU Stage 1/2 and verified by a Granule Protection Check:
  - Non-secure state: PAS is hard-wired to *Non-secure*
  - Secure state: existing NS bit in Stage 1 descriptor selects between *Secure* and *Non-secure* PAS
  - Realm state: *new* NS bit in Stage 2 descriptor selects between *Realm* and *Non-secure* PAS
  - EL3 stage 1: two bits (one *new*) allow specifying 4 PAS-es

- The following Translation Regimes are supported in the Realm security state:
  - Realm EL1&0
    - e.g. Stage 1 and Stage2 of an EL1 Realm VM
  - Realm EL2
    - for Real management firmware
  - Realm EL2&0
    - allows RMM to manage the memory for EL0

arm

arm

Thank You

Danke

Gracias

Grazie

谢谢

ありがとう

Asante

Merci

감사합니다

धन्यवाद

Kiitos

شكرًا

ধন্যবাদ

תודה

arm